WEST Search History

Hide Items | Restore | Clear | Cancel

DATE: Friday, June 04, 2004

Hide?	Set Name	Query	Hit Count
	DB=PGPB,USPT,USOC; PLUR=YES; OP=ADJ		
☐	L11	5045992.pn.	1
	DB=USPT; PLUR=YES; OP=ADJ		
☐	L10	L9	97
	DB=PGPB,USPT,USOC; PLUR=YES; OP=ADJ		
☐	L9	L8 and ((false and true) or flag)	108
☐	L8	L6 and (I1 or I2)	137
☐	L7	L6 and (Ii or I2)	148
☐	L6	L4 and bit near (test or clear or set)	482
	DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=ADJ		
☐	L5	L4	3
	DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=ADJ		
☐	L4	L3 and RISC and compiler	725
☐	L3	bit near (operation or instruction)	17611
	DB=PGPB,USPT,USOC; PLUR=YES; OP=ADJ		
☐	L2	712/200-215.ccls.	2831
☐	L1	717/106-107,136-161.ccls.	2693

END OF SEARCH HISTORY

Your search matched **2** of **1041798** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.

Refine This Search:
You may refine your search by editing the current search expression or entering a new one in the text box.

bit operations<and>risc Search

☐ Check to search within this result set

Results Key:
JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

---

1 **Design tradeoffs and experience with Motorola PowerPC migration tools**
Breternitz, M.; Manikonda, A.; Ommerman, M.; Su, W.; Thornton, A.;
Computer Design: VLSI in Computers and Processors, 1996. ICCD '96. Proceedings., 1996 IEEE International Conference on , 7-9 Oct. 1996
Pages:301 - 308

[Abstract] [PDF Full-Text (748 KB)] **IEEE CNF**

---

2 **Software MPEG-2 video decoder on a 200-MHz, low-power multimedia microprocessor**
Nadehara, K.; Lieske, H.; Kuroda, I.;
Acoustics, Speech, and Signal Processing, 1998. ICASSP '98. Proceedings of the 1998 IEEE International Conference on , Volume: 5 , 12-15 May 1998
Pages:3141 - 3144 vol.5

[Abstract] [PDF Full-Text (360 KB)] **IEEE CNF**

Terms used **bit operations** AND **RISC Compiler** Found **137** of **134,837**

Sort results by: relevance

Display results: expanded form

Save results to a Binder

Search Tips

☐ Open results in a new window

Try an Advanced Search

Try this search in The ACM Guide

Results 1 - 20 of 137 Result page: **1** 2 3 4 5 6 7 next

Relevance scale

1 Shade: a fast instruction-set simulator for execution profiling

Bob Cmelik, David Keppel

May 1994 **ACM SIGMETRICS Performance Evaluation Review , Proceedings of the 1994 ACM SIGMETRICS conference on Measurement and modeling of computer systems**, Volume 22 Issue 1

Full text available: pdf(1.28 MB) Additional Information: full citation, abstract, references, citings, index terms

Tracing tools are used widely to help analyze, design, and tune both hardware and software systems. This paper describes a tool called Shade which combines efficient instruction-set simulation with a flexible, extensible trace generation capability. Efficiency is achieved by dynamically compiling and caching code to simulate and trace the application program. The user may control the extent of tracing in a variety of ways; arbitrarily detailed application state information may be collected ...

2 Is there an algebraic proof for P ≠ NC? (extended abstract)

Ketan Mulmuley

May 1997 **Proceedings of the twenty-ninth annual ACM symposium on Theory of computing**

Full text available: pdf(1.44 MB) Additional Information: full citation, references, citings, index terms

3 A solution to the extended GCD problem with applications

Arne Storjohann

July 1997 **Proceedings of the 1997 international symposium on Symbolic and algebraic computation**

Full text available: pdf(1.16 MB) Additional Information: full citation, references, citings, index terms

4 A linear time algorithm for residue computation and a fast algorithm for division with a sparse divisor

Michael Kaminski

October 1987 **Journal of the ACM (JACM)**, Volume 34 Issue 4

Full text available: pdf(1.27 MB) Additional Information: full citation, abstract, references, citings, index terms, review

An algorithm is presented to compute the residue of a polynomial over a finite field of degree n modulo a polynomial of degree O(log n) in O(n) algebraic operations. This algorithm can be implemented on a Turing machine. The implementation is based on Turing machine procedure that divides a polynomial of degree n by a sparse polynomial with k nonzero coeffi ...

5 Asymptotically fast computation of Hermite normal forms of integer matrices
Arne Storjohann, George Labahn
October 1996 **Proceedings of the 1996 international symposium on Symbolic and algebraic computation**
Full text available: pdf(775.51 KB) Additional Information: full citation, references, citings, index terms

6 Fast computation of the Smith normal form of an integer matrix
Mark Giesbrecht
April 1995 **Proceedings of the 1995 international symposium on Symbolic and algebraic computation**
Full text available: pdf(994.43 KB) Additional Information: full citation, references, citings, index terms

7 Fast algorithms for rational forms of integer matrices
Mark Giesbrecht
August 1994 **Proceedings of the international symposium on Symbolic and algebraic computation**
Full text available: pdf(832.34 KB) Additional Information: full citation, references, citings, index terms

8 Factor refinement
Eric Bach, James Driscoll, Jeffrey Shallit
January 1990 **Proceedings of the first annual ACM-SIAM symposium on Discrete algorithms**
Full text available: pdf(1.13 MB) Additional Information: full citation, references, citings, index terms

9 Univariate polynomials: nearly optimal algorithms for factorization and rootfinding
Victor Y. Pan
July 2001 **Proceedings of the 2001 international symposium on Symbolic and algebraic computation**
Full text available: pdf(1.32 MB) Additional Information: full citation, abstract, references, citings, index terms

To approximate all roots (zeros) of a univariate polynomial, we develop two effective algorithms and combine them in a single recursive process. One algorithm computes a basic well isolated zero-free annulus on the complex plane, whereas another algorithm numerically splits the input polynomial of the n-th degree into two factors balanced in the degrees and with the zero sets separated by the basic annulus. Recursive combination of the two algorithms leads to recursive computation of t ...

Keywords: Graeffe's lifting, Padé approximation, computational complexity, geometry of polynomial zeros, numerical polynomial factorization, rootfinding, univariate polynomials

10

Efficient parallel solution of sparse systems of linear diophantine equations
Mark Giesbrecht
July 1997 **Proceedings of the second international symposium on Parallel symbolic computation**
Full text available: pdf(1.38 MB) Additional Information: full citation, references, citings, index terms

11 Fast algorithms for Taylor shifts and certain difference equations
Joachim von zur Gathen, Jürgen Gerhard
July 1997 **Proceedings of the 1997 international symposium on Symbolic and algebraic computation**
Full text available: pdf(1.07 MB) Additional Information: full citation, references, citings, index terms

12 An analysis of Lehmer's Euclidean GCD algorithm
Jonathan Sorenson
April 1995 **Proceedings of the 1995 international symposium on Symbolic and algebraic computation**
Full text available: pdf(510.43 KB) Additional Information: full citation, references, citings, index terms

13 Note on probabilistic algorithms in integer and polynomial arithmetic
Michael Kaminski
August 1981 **Proceedings of the fourth ACM symposium on Symbolic and algebraic computation**
Full text available: pdf(198.85 KB) Additional Information: full citation, abstract, references, citings, index terms

For many computational problems it is not known whether verification of a result can be done faster than its computation. For instance, it is unknown whether the verification of the validity of the integer equality x*y&equil;z needs fewer bit operations than a computation of the product x*y. It is sometimes much easier, however, to speed up the computation probabilistically if just the verification of the result is involved. In this paper we present linear probabilistic algorithm ...

14 Diophantine linear system solving
Thom Mulders, Arne Storjohann
July 1999 **Proceedings of the 1999 international symposium on Symbolic and algebraic computation**
Full text available: pdf(921.30 KB) Additional Information: full citation, references, citings, index terms

15 Lightweight shared objects in a 64-bit operating system
Jeffrey S. Chase, Henry M. Levy, Edward D. Lazowska, Miche Baker-Harvey
October 1992 **ACM SIGPLAN Notices , conference proceedings on Object-oriented programming systems, languages, and applications**, Volume 27 Issue 10
Full text available: pdf(2.08 MB) Additional Information: full citation, references, citings, index terms

16 Fast compilation for pipelined reconfigurable fabrics
Mihai Budiu, Seth Copen Goldstein
February 1999 **Proceedings of the 1999 ACM/SIGDA seventh international symposium**

on Field programmable gate arrays

Full text available: pdf(2.03 MB) Additional Information: full citation, references, citings, index terms

17 Near optimal algorithms for computing Smith normal forms of integer matrices
Arne Storjohann
October 1996 **Proceedings of the 1996 international symposium on Symbolic and algebraic computation**
Full text available: pdf(671.62 KB) Additional Information: full citation, references, citings, index terms

18 Performance evaluation and improvement of a dynamically microprogrammable computer with low-level parallelism
Shinji Tomita, Kiyoshi Shibayama, Toshiaki Kitamura, Hiroshi Hagiwara
November 1980 **Proceedings of the 13th annual workshop on Microprogramming**
Full text available: pdf(1.21 MB) Additional Information: full citation, abstract, references, citings, index terms

A new microprogrammable computer with low-level parallelism was built and has been utilized as a research vehicle for solving different classes of research-oriented applications such as real-time processings on static/dynamic images, pictures and signals, and emulations of both existing and virtual machines including high (intermediate) level language machines. The design goal of a research-oriented computer, QA-1, was to achieve a high degree of processing power and system flexi ...

19 Technical columns: Routing in distributed networks: overview and open problems
Cyril Gavoille
March 2001 **ACM SIGACT News**, Volume 32 Issue 1
Full text available: pdf(1.15 MB) Additional Information: full citation, references, citings

20 Factoring modular polynomials (extended abstract)
Joachim von zur Gathen, Silke Hartlieb
October 1996 **Proceedings of the 1996 international symposium on Symbolic and algebraic computation**
Full text available: pdf(792.06 KB) Additional Information: full citation, references, citings, index terms

CiteSeer Find: bit operations and compiler and RISC Documents Citations

Searching for **bit operations and compiler and risc**.
Restrict to: Header Title Order by: Expected citations Hubs Usage Date Try: Amazon B&N Google (CiteSeer) Google (Web) CSB DBLP
8 documents found. **Order: number of citations.**

Optimizing a Fast Stream Cipher for VLIW, SIMD, and Superscalar.. - Clapp (1997) (Correct) (6 citations)
"Optimizing a fast stream cipher for VLIW, SIMD, **and** superscalar processors,Fast Software Encryption,
standard.pictel.com/ftp/research/security/widerwake.pdf

Cameron: High Level Language Compilation for.. - Hammes, Rinker.. (1999) (Correct) (3 citations)
better computational density (the number of **bit operations** a device can perform per unit of area-time)
a high level, algorithmic language and optimizing **compiler** for the development of image processing
the clock speeds of current FPGAs are slower than **RISC** processor clocks, the potential massive
www.cs.colostate.edu/~najjar/papers/pact99.pdf

Value-Based Clock Gating and Operation Packing: Dynamic.. - Brooks, Martonosi (2000) (Correct) (2 citations)
parallelism, in which multiple 8- or 16-**bit operations** are performed in parallel by a 64-bit ALU, is
of their applications in assembler. Little **compiler** support exists to generate them automatically,
Architectures]Single Data Stream Architectures-**RISC**/CISC, VLIW architectures General Terms: Design,
www.ee.princeton.edu/~dbrooks/tocs2000.pdf

Parallel Application Software on High Performance.. - Allan, Bush, Lockey.. (1996) (Correct) (2 citations)
of items 1-4 is shown in Table 1.1 64-**bit operations** are assumed and this is classed as one word
of the system. One imagines that the aim of **compiler** writers must be to approach the BLAS performance
be based on vector or scalar pipelined (usually **RISC**) processors. The BLAS represent a fundamental
www.dl.ac.uk/TCSC/Subjects/Parallel_Algorithms/BLASreport/blas.ps

Designing the Low-Power M*CORE Architecture - Scott, Lee, Arends, Moyer (1998) (Correct) (2 citations)
provided, as well as instruction support for **bit operations**, byte extraction, data movement, and control
derivatives of existing architectures [1,15]**compiler** and compression optimizations [16,17]enhanced
length instruction format, and a 32-bit Load/Store **RISC** architecture. The result is high code density
www.mot.com/SPS/MCORE/MPU/designwp.pdf

Sassy: A Language and Optimizing Compiler for Image.. - Hammes, Draper, Böhm (1999) (Correct) (1 citation)
better computational density #the number of **bit operations** a device can perform per unit of area-time#
Sassy: A Language and Optimizing **Compiler** for Image Processing on Recon#gurable Computing
the clock speeds of current FPGAs are lower than **RISC** processor clocks, the potential massive
www.cs.colostate.edu/~draper/publications/hammes_icvs99.pdf

Connection Machine is a registered trademark of Thinking.. - Author's Mail (Correct)
such as reductions and parallel prefix, global **bit operations** such as logical OR, and barrier
compiled to an object module using a traditional **compiler**. The final link stage, however, is performed by
processing nodes each based on industrystandard **RISC** microprocessor technology. Each processing node
www.media.mit.edu/~mikeb/cmmd-io-paper.ps

Try your query at: Amazon Barnes & Noble Google (CiteSeer) Google (Web) CSB DBLP

TOP 20 WEB RESULTS out of about 1,040 Search took 0.238 seconds. (What's this?)

1. UT1750AR **RISC** Assembly Language Manual (PDF)
   ... Operating at two clock cycles per **RISC instruction**, the. processor provides high throughput rates for real-time **operations**, and several ...
   www.utmc.com/products/1750riscassy.pdf - 246k - View as html

2. Survey of **RISC** Architectures
   ... We cover two groups of reduced **instruction** set computer (**RISC**) architectures in this Web extension ... interp **operations** will not work in a ...
   brahms.di.uminho.pt/discip/TextoAC/AnexoE.html - 213k - Cached

3. Survey of **RISC** Architectures
   ... I.35 The lineage of **RISC instruction** sets. I.36 Features added to desktop **RISC** machines ... interpreted as 32 not work in ...
   www.bh.com/companions/1558604286/appendices/Extension_1/survey.htm - 177k - Cached

4. Survey of **RISC** Architectures
   ... I.35 The lineage of **RISC instruction** sets. I.36 Features added to desktop **RISC** machines ... interpreted as 32 not work in ...
   www.cs.colostate.edu/~cs570/info/survey.htm - 190k - Cached

5. MCA : CS 01 : BLOCK 4 : PARALLEL ORGANISATION AND REDUCED **INSTRUCTION** SET
   ... PARALLEL ORGANISATION AND REDUCED **INSTRUCTION** SET COMPUTERS. 5.5 COMPARISON OF VA **operations** occur in floating point registers. ...
   www.ignou.ac.in/socis/mca/course/cs01/block4/html/cs01-bl4-45.htm - 40k - Cached

6. **RISC** OS and the 26-bit question
   ... **RISC** OS. and the 26-bit question ... pc ; 'Fake' a BL-type **instruction** ADD pc,r0,r1 ; and jump ... order to allow
   www.chios.org.uk/cloe/cloe1.html - 12k - Cached

7. http://wwwbrauer.informatik.tu-muenchen.de/ftp/pub/Alpha/technical-summary.txt
   ALPHA ARCHITECTURE TECHNICAL SUMMARY Dick Sites, Rich Witek [NOTE: "Alpha" is an internal code nam particular emphasis on speed, multiple **instruction** issue, multiple processors ... of 32- and 64-**bit operations**. Int
   wwwbrauer.informatik.tu-muenchen.de/ftp/pub/Alpha/technical-summary.txt - 12k - Cached

8. EP0272198
   ... more particularly, to reduced **instruction** set computers (**RISC**). Background Art Complex **Instruction** Set Com **operations** (where a bit is changed ...
   swpat.ffii.org/pikta/txt/ep/0272/198 - 111k - Cached - More pages from this site

9. 64-bit and Multimedia Extensions in the PA-**RISC** 2.0 Architecture
   White paper describing the architectural extensions to the PA-**RISC** 1.1 architecture to enable 64-bit processing o the Multimedia Acceleration ... 32-bit applications can use 64-**bit operations** and vice versa, for data computation **Instruction** Set Reference Manual, 1st ...
   www.enlight.ru/docs/cpu/risc/hp/pa2go3.html - 53k - Cached

10. http://www.cs.cmu.edu/~scandal/info/Dec.Alpha
... 64-bit **RISC** architecture, designed with particular emphasis on speed, multiple **instruction** issue, multiple proc Operate Instructions The ...
www.cs.cmu.edu/~scandal/info/Dec.Alpha - 14k - Cached

11. http://burks.bton.ac.uk/burks/pcinfo/hardware/cpu.htm
... Cjip - embedded WISC (Writable **Instruction** Set Computer) (Mid 2000) Appendices. Appendix A: **RISC** and C and even block move and ...
burks.bton.ac.uk/burks/pcinfo/hardware/cpu.htm - 314k - Cached

12. http://www.cetusm.com/resources/cpuinfo.htm
... Cjip - embedded WISC (Writable **Instruction** Set Computer) (Mid 2000) Appendices. Appendix A: **RISC** and C and even block move and ...
www.cetusm.com/resources/cpuinfo.htm - 349k - Cached

13. The Great CPU List, Section 6
Part I: Philips Trimedia - A Media processor (1996) . ... successor to both **RISC** and VLIW architectures by using v be checked). Some functions (multiply, **bit operations**) are implemented as on-chip ...
www3.sk.sympatico.ca/jbayko/cpu6.html - 37k - Cached - More pages from this site

14. CAVA Architecture Reference Manual
Introduction. CAVA can perhaps be characterized as a "Post-**RISC**" **instruction** set. It is richer than the austere a compared to the VAX, and much more regular than x86. ... bit datapaths--only truely 64-**bit operations** should tak
www.cs.wisc.edu/~peterhsu/CAVA/arm - 26k - Cached

15. Great Microprocessors of the Past and Present
... muddling of the term "**RISC**" by marketroids, I've avoided using ... 4, 8 and 16 **bit operations** and even block m set from the big endian ...
www.geocities.com/rabeeljaved/cpuhis.html - 264k - Cached

16. Great Microprocessors of the Past and Present
... muddling of the term "**RISC**" by marketroids, I've avoided using ... 4, 8 and 16 **bit operations** and even block m set from the big endian ...
bwrc.eecs.berkeley.edu/CIC/archive/cpu_history.html - 264k - Cached

17. EDN - Microprocessor Directory 32 bits
Nios is a soft-core CPU that Altera designed from scratch to fit into its Apex FPGA devices (Picture). Altera desig the goals of having a no-... user logic, a modern, pipelined **RISC** architecture, and a compiler-friendly **instruction** performing single-cycle, 16x16-**bit operations**. ...
www.reed-electronics.com/ednmag/index.asp?layout=article&stt=index.asp%3Flayout=article&stt=001&arti c - Mo

18. http://www.fh-augsburg.de/informatik/professoren/maertin/rechnerarchitekturen/anhang/literatu 20Microprocessors%20of%20the%20Past%20and%20Present%20%28V%2011.4.3%29.html
... sets can be found at: Microprocessor **instruction** set cards ... muddling of the term "**RISC**" by marketroids, I've and even block move ...
www.fh-augsburg.de/informatik/professoren/maertin/rechnerarchitekturen/anhang/literatur/Allgemein/Gr e - 247k -

19. http://www.sunybroome.edu/~dixon_a/info/GREATCPUS.TXT
From: SBCCVA::DIXON_A "ALAN C. ... included 1, 4, 8 and 16 **bit operations** and even block move and block .. processor (including a conditional skip **instruction**, similar in ...
www.sunybroome.edu/~dixon_a/info/GREATCPUS.TXT - 109k - Cached

20. pa-**risc** 2.0 **instruction** set architecture (HTML) - HP DSPP
Online version of Gerry Kane's PA-**RISC** 2.0 Architecture book. Includes added support for 64-bit computing, perf

operations generate the conditions shown in Table D-15 ...
h21007.www2.hp.com/dspp/tech/tech_TechDocumentDetailPage_IDX/1%2C1701%2C959!213!244%2C00.html -

Results Page:
1 2 3 4 5 6 7 8 9 10 **Next**

Help us improve your search experience. Send us feedback.

Web Results **1** - **10** of about **1,870** for **"bit operations" RISC instruction**. (**0.53** seconds)

Real World Technologies - AMD's 64 Bit Gamble
... purpose registers, while 8 and 16-**bit operations** do not ... s decision to add an **instruction** set extension ... TFP introduces a **RISC**-like floating point computational ...
www.realworldtech.com/ page.cfm?ArticleID=RWT071800000000&p=2 - 34k - Cached - Similar pages

[PDF] ZSP600 - Quad MAC Superscalar Core
File Format: PDF/Adobe Acrobat - View as HTML
... 16-bit ALUs, all capable of supporting 16-and 32-**bit operations**. ... It also includes **Instruction** Set enhancements to ZSP400 **RISC** architecture for ...
www.zsp.com/pdf/zsp600_pb.pdf - Similar pages

Alpha Processors
... although it has a few 32-**bit operations** for backward ... is a 64-bit load/store **RISC** architecture designed ... interact with each other by one **instruction** writing to a ...
www.linux-tutorial.info/ cgi-bin/display.pl?122&0&0&0&3 - 32k - Cached - Similar pages

RISC OS and the 26-bit question
... Rewrite **RISC** OS This would be a mammoth job - and the ... SWIGT ; BGT loop ; This is the old **instruction** SWI XOS_Exit ... In order to allow 32-**bit operations** of the OS ...
www.chios.org.uk/cloe/cloe1.html - 13k - Cached - Similar pages

FPGAs
... Whereas a **RISC instruction** on a conventional processor can load ... the load time of an FPGA **instruction** can be ... density" as the number of **bit operations** a device ...
www.cs.colostate.edu/cameron/FPGA.html - 5k - Cached - Similar pages

Chapter 3 - **Instruction** Set
... in the fact that we are talking about a **RISC** microcontroller whose ... and CLRW writes constant 0 in register W. SWAPF **instruction** exchanges places ... **Bit operations**. ...
www.mikroelektronika.co.yu/english/product/ books/PICbook/3_Poglavlje.htm - 16k - Cached - Similar pages

"Bitslice" DES key search
... Given these advantages, compilers for **RISC** machines can ... The MMX **instruction** set extensions offer some hope. They provide 64-**bit operations**, an extra ANDNOT ...
www.cs.cmu.edu/People/dkindred/des/bitslice.html - 10k - Cached - Similar pages

Code compression under the microscope
... ARC's compilers now emit 16-**bit operations** by default whenever possible ... Those **RISC** architectures (along with PowerPC) have no bit in the **instruction** word to ...
www.embedded.com/ shared/printableArticle.jhtml?articleID=17701289 - 16k - Cached - Similar pages

Instruction Selection
... in different addressing modes, unlike a **RISC** processor, the ... doesn't fit to the **instruction** at all ... Efficient 64-**bit operations**: The Java bytecode contains 64-bit ...
www.usenix.org/publications/library/proceedings/javavm02/ full_papers/jacob/jacob_html/node4.html - 5k - Cached - Similar pages

[PPT] Cross-Architectural Performance Portability of a Java Virtual ...

File Format: Microsoft Powerpoint 97 - View as HTML
... **Instruction** Selection. Alpha/**RISC**: ALU operations. ... Limited set of registers per **instruction**. Emulate 64-**bit operations**. Floating-point stack. **Instruction** Patching. ...
www.cs.princeton.edu/~mjacob/papers/crossarch.ppt - Similar pages

Gooooooooooogle ▶
Result Page: 1 2 3 4 5 6 7 8 9 10 **Next**

"bit operations" RISC instruction Search

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google